




HEICHIPS SUMMER SCHOOL 2026
HEIDELBERG UNIVERSITY, AUGUST 3RD TO 7TH

Hackathon Kickoff

Leo Moser, Simon Dorrer

HeiChips 2026 Tapeout!

- [IHP Open PDK - SG13CMOS5L](#)
- Embedded FPGA in the center
- 32 slots available
- User Projects
 - Tiny: 1 slot
 - Small: 2 slots
 - Large: 4 slots
- 4 KiB SRAM
- Repository:
 - <https://github.com/HeiChips/heichips26-tapeout>



HeiChips 2026 Tapeout


User Project

Bondpad


SRAM

eFPGA


Pad ring



Chip I/Os




SG13CMOS5L Process Cross Section






- 5 Metal layers
 - 1 TopMetal
 - 4 Metal
- No deep n-well
- No MIM caps
- No HBT BJTs

Large



Small



Tiny

Tiny

Tiny Tapeout Pinout

- Pinout

- 10 input pins clk, rst, 8x ui_in
- 8 output pins 8x uo_out
- 8 bidirectional pins 8x uio_in, 8x uio_out, 8x uio_oe
- always 1 ena (just ignore it)


- Common pin assignment

- Makes it easier to test other designs
- <https://tinytapeout.com/specs/pinouts>

- Standardized Pmods

- VGA, QSPI, Audio etc.
- You can buy them: <https://store.tinytapeout.com>

```
module heichips26_template (  
    input  wire [7:0] ui_in,  
    output wire [7:0] uo_out,  
    input  wire [7:0] uio_in,  
    output wire [7:0] uio_out,  
    output wire [7:0] uio_oe,  
    input  wire      ena,  
    input  wire      clk,  
    input  wire      rst_n  
);
```




Project Templates

- **Tiny** project template: **200** μm $\times$ **200** μm
 - **Small** project template: **500** μm $\times$ **200** μm
 - **Large** project template: **500** μm $\times$ **415** μm
-
- Chip provides 32 slots
 - Large: 4 slots
 - Small: 2 slots
 - Tiny: 1 slot
 - Chip has 18 unused I/Os
 - direct connection to pads
 - up to 3 analog pins per project

HeiChips 2026 Hackathon Template

Everything is Open Source!


- Digital Flow
 - Simulation and Verification
 - Emulation on FPGA
 - Physical Implementation using LibreLane
- Analog Flow
 - Schematic entry
 - Simulation
 - Layout entry
 - DRC and LVS
 - Parasitic extraction





<https://github.com/HeiChips/heichips26-template>

Template Structure


Directory Structure



Directory Structure



Makefile Structure



Both projects also provide: clean / clean-macros / clean-all, and the Librelane variants librelane-nodrc | -magicdrc | -layoutdrc | -openroad | -klayout. Choose one top level, rename it to a unique heichips26_ name and record it in submission.yaml. Run make help in any directory for the full target list.


Implementation

Digital: Physical Implementation using LibreLane

LibreLane

- Choose one of the user project DEF templates
- Write your design
- Implement the macro
- Make sure DRC and LVS is clean!

Ready for submission!




The screenshot shows a terminal window titled 'leo@debian-pc: ~/Repositories/librelane-merge'. It displays a series of log messages from the LibreLane routing tool. The logs indicate the completion of various stages, including guide region queries, track assignment, and routing data preparation. The final line shows the progress of the routing stage: 'Classic - Stage 47 - Detailed Routing' with a progress bar at 46/79 and a time of 0:00:44. The memory usage is consistently around 138-144 MB.

```
leo@debian-pc: ~/Repositories/librelane-merge
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 138.14 (MB), peak = 138.14 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 145 vertical wires in 1 frboxes and 87 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 15 vertical wires in 1 frboxes and 19 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 139.19 (MB), peak = 139.19 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 139.19 (MB), peak = 139.19 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
Completing 10% with 0 violations.
elapsed time = 00:00:00, memory = 144.28 (MB).
Completing 20% with 5 violations.
elapsed time = 00:00:00, memory = 144.28 (MB).
Classic - Stage 47 - Detailed Routing 46/79 0:00:44
```

Digital: Optimizations for ASICs

- Different than on FPGAs
- Rule of thumb:
 - Combinatorial logic is cheap
 - And flip-flops are expensive
- Dedicated SRAM macros in the PDK
 - Different widths / depths
 - Single-ported, dual-ported
 - For large memories
- Preferred:
 - Optimize your design (small memories, latches instead of FFs)
 - Use the SRAM from the eFPGA (1024x32 bit, single-ported)



Analog: Physical Implementation


Xschem, Ngspice, KLayout, Magic

- Create the schematic
- Run the simulations
- Draw the layout
 - manually or by scripting
- Run DRC and LVS
- Parasitic Extraction

Ready for submission!




Top-level Integration




vertical power/ground straps on Metal4

Top-level Integration




Top-level Integration



use multiple strap pairs

Top-level Integration



Submission Process

Files to Submit


1. **GDS** (.gds)
 - The actual layout (polygons).
 - Must be DRC clean.
2. **LEF** (.lef)
 - Abstract view of your design.
 - Includes information about the pins, required for top-level integration.
3. **Verilog header** (.vh)
 - Simply lists the pins.

Submission Checklist


- The project top-level has a unique name starting with `heichips26_`.
- One of the available project templates is used (tiny, small or large).
- `TopMetal1` in the macro is empty. This is required for the integration.
- The design has been verified in simulation.
- The macro is DRC clean.
- The macro should be LVS clean.
- The macro uses the default power pins: VPWR, VGND, VAPWR (optional).
- The project is licensed under a compatible open-source license, for example Apache 2.0.

Submission of Your User Project

- Make sure to read the submission checklist...
- Details in the template:
 - <https://github.com/HeiChips/heichips26-template>
- Open an issue for submission at:
 - <https://github.com/HeiChips/heichips26-tapeout>



This could be your user project!



Judgment Criteria

- Creativity & Usefulness
- Efficient use of area
- Maximum clock frequency
- Level of maturity: Verification!
- FPGA emulation! (digital)
- Combination with other designs
- Mixed signal design (multiple power domains)
- Coolness level
- ... and more?

Happy Hacking!


Your Task: Start Working!

- Choose a place to settle down.
- Split the work into smaller packages and distribute across team members.
- Work on your design.
- Optimize it.
- Optimize it.
- Optimize it.
- Don't forget to test!
- Make sure to submit your design until the end of the hackathon.
- Start with a simplified design, **pass the precheck**, iterate!
- Prepare a short presentation (just a few slides).

If you have any questions:
please just let us know.

Tiny VGA

- Pmod (Standardized interface)
- Repo: <https://github.com/mole99/tiny-vga>
- 2 bit per color (RGB), hsync & vsync
- More colors?
 - dithering: temporal & spatial
- TT demoscene
 - Incredible entries!
 - Nyan Cat, Warp, Drop, and more!
 - [Demoscene TT08](#)
- I have some Tiny VGAs with me!



<https://github.com/mole99/tiny-vga>